Problems + workarounds with the current (2019-04-23) mega65-core


Hey, thanks for taking the time to look into this!

I've created a pull request on github.

I made another one small fix for Ophis, builds failed on my system where python3 is default.

Could you look into the monitor thing? It seems like monitor_mem.v is missing from the mega65-core/src/verilog directory.
monitor_top.v is referencing it.


(Leave this as-is, it’s a trap!)

Only the original author or a moderator can append to this post.

Pro tip: Use markup to add links, quotes and more.

Your friendly neighbourhood moderators: Deft, gardners, Ralph Egas